Espressif Systems /ESP32-C3 /SPI1 /CACHE_FCTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CACHE_FCTRL

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (CACHE_USR_ADDR_4BYTE)CACHE_USR_ADDR_4BYTE 0 (FDIN_DUAL)FDIN_DUAL 0 (FDOUT_DUAL)FDOUT_DUAL 0 (FADDR_DUAL)FADDR_DUAL 0 (FDIN_QUAD)FDIN_QUAD 0 (FDOUT_QUAD)FDOUT_QUAD 0 (FADDR_QUAD)FADDR_QUAD

Description

SPI1 bit mode control register.

Fields

CACHE_USR_ADDR_4BYTE

For SPI1, cache read flash with 4 bytes address, 1: enable, 0:disable.

FDIN_DUAL

For SPI1, din phase apply 2 signals. 1: enable 0: disable. The bit is the same with spi_mem_fread_dio.

FDOUT_DUAL

For SPI1, dout phase apply 2 signals. 1: enable 0: disable. The bit is the same with spi_mem_fread_dio.

FADDR_DUAL

For SPI1, address phase apply 2 signals. 1: enable 0: disable. The bit is the same with spi_mem_fread_dio.

FDIN_QUAD

For SPI1, din phase apply 4 signals. 1: enable 0: disable. The bit is the same with spi_mem_fread_qio.

FDOUT_QUAD

For SPI1, dout phase apply 4 signals. 1: enable 0: disable. The bit is the same with spi_mem_fread_qio.

FADDR_QUAD

For SPI1, address phase apply 4 signals. 1: enable 0: disable. The bit is the same with spi_mem_fread_qio.

Links

() ()