SPI1 bit mode control register.
CACHE_USR_ADDR_4BYTE | For SPI1, cache read flash with 4 bytes address, 1: enable, 0:disable. |
FDIN_DUAL | For SPI1, din phase apply 2 signals. 1: enable 0: disable. The bit is the same with spi_mem_fread_dio. |
FDOUT_DUAL | For SPI1, dout phase apply 2 signals. 1: enable 0: disable. The bit is the same with spi_mem_fread_dio. |
FADDR_DUAL | For SPI1, address phase apply 2 signals. 1: enable 0: disable. The bit is the same with spi_mem_fread_dio. |
FDIN_QUAD | For SPI1, din phase apply 4 signals. 1: enable 0: disable. The bit is the same with spi_mem_fread_qio. |
FDOUT_QUAD | For SPI1, dout phase apply 4 signals. 1: enable 0: disable. The bit is the same with spi_mem_fread_qio. |
FADDR_QUAD | For SPI1, address phase apply 4 signals. 1: enable 0: disable. The bit is the same with spi_mem_fread_qio. |